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Adaptive Load Sharing for Network Processors
Lukas Kencl, Jean-Yves Le Boudec
Abstract— A novel scheme for processing packets in a
router is presented, which provides for load sharing among
multiple network processors distributed within the router.
It is complemented by a feedback control mechanism de-
signed to prevent processor overload. Incoming traffic is
scheduled to multiple processors based on a deterministic
mapping. The mapping formula is derived from the robust
hash routing (also known as the highest random weight -
HRW) scheme, introduced in K.W. Ross, IEEE Network,
11(6), 1997, and D.G. Thaler et al., IEEE Trans. Networking,
6(1), 1998. No state information on individual flow mapping
needs to be stored, but for each packet, a mapping function is
computed over an identifier vector, a predefined set of fields
in the packet. An adaptive extension to the HRW scheme is
provided in order to cope with biased traffic patterns. We
prove that our adaptation possesses the minimal disruption
property with respect to the mapping and exploit that prop-
erty in order to minimize the probability of flow reordering.
Simulation results indicate that the scheme achieves signifi-
cant improvements in processor utilization. A higher num-
ber of router interfaces can thus be supported with the same
amount of processing power.
Keywords— Router architecture, packet processing, load
sharing, feedback control.
I. INTRODUCTION
A. Router Architecture
ITH recent developments in transmission technolo-
gies, more demanding performance characteristics
are being sought when designing routers. The previously
centralized router devices with a single general-purpose
processor could not cope with the ever-increasing work-
loads and are being replaced by routers of more effective
architectures, distributed or parallel [6].
In the case of a distributed architecture [5], most of the
packet processing load is shifted to special-purpose pro-
cessors, often called network processors or forwarding en-
gines, typically located directly at the router inputs. Such
an architecture has the drawback of poor utilization be-
cause all the processors are hardly ever saturated, as the
load is almost never evenly distributed over the inputs and
does not always reach the nominal rate. Parallel router
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architectures [2], [9] are based on a pool of parallel pro-
cessors, located remotely from the inputs, with all of the
processors being able to perform the data path processing
tasks. Packets may be buffered at the inputs, and relevant
fields of the packet (for example, the packet header) are
being sent to the pool for resolution. Such an architecture
does not suffer from under-utilization because loads of all
the inputs are combined at the pool. Instead, the pool in-
terconnect tends to become a major bottleneck. Another
drawback is that if load balancing is performed over the
pool, the load balancing device is a single point of failure
for the entire router.
Other successful designs [16], [18] seek to combine
both approaches by containing remotely located (at a dif-
ferent switch port than the input line cards) network pro-
cessors or forwarding engines, which serve a certain pre-
defined set of inputs to carry out the packet processing
tasks on packets arriving at a these inputs. Again, the traf-
fic may not be evenly distributed over these sets, which
leads to less efficient utilization.
We present a novel packet processing scheme, which
seeks to maximize the number of router interfaces that can
be supported with a fixed amount of network processors of
given processing power while keeping the advantages and
avoiding the drawbacks of the aforementioned router ar-
chitectures. Our basic premise is that a router which pro-
vides for load sharing among the network processors is
able to support a greater number of interfaces, while up-
holding the performance guarantees.
The packet processing tasks are carried out by multiple
distributed processors, and packets are scheduled among
them according to a mapping computed at run-time. Thus,
the total load of the router system is shared among the mul-
tiple processing units. The subsequent increase in proces-
sor utilization lowers the total system cost and the electric-
ity power consumption. In addition, router fault tolerance
is improved.
B. Load Sharing
For a general survey of load sharing algorithms, see
[19]. A widely accepted taxonomy of load sharing al-
gorithms has been presented by Casavant and Kuhl [4].
Eager, Lazowska and Zahorjan [7] have studied specific
adaptive load sharing policies, consisting of a transfer and
a location policy. Their work shows that simple adap-
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tive load sharing policies yield significant performance im-
provements relative to the no load sharing case and, at the
same time, performance very close to complex adaptive
policies. In addition, a threshold-based location policy is
shown to bring substantial improvements over a random
selection location policy.
The task of determining a processing unit on which
a specific processing job should be executed so that a
system-wide function is optimized has been shown to be
NP-complete in general (see [8]). A heuristic, which pro-
duces the answer in less time, but not necessarily an opti-
mal one, is thus typically used. Such a global task schedul-
ing heuristic usually takes some kind of dynamic processor
workload information as input. The most effective repre-
sentation of the workload index has been a topic of inten-
sive research. Kunz [14] has demonstrated that a single,
one-dimensional workload descriptor yields better results
than more complex descriptors.
In the networking domain, particular interest in load
sharing has recently been raised in the areas of Web
servers, Web caching and clustered digital libraries [3],
[10], [17], [23]. The CARP distributed caching scheme,
which uses the highest random weight (HRW) algorithm
[17] by Ross, is a popular choice for Web servers and is im-
plemented in products offered by Microsoft [3]. Although
the algorithm provides load balancing over the request ob-
ject space, it is not adaptive and therefore potentially vul-
nerable to traffic locality.
IBM Network Dispatcher [10] is a software tool that
routes TCP connections to multiple servers that share their
workload, based on a monitored load metric. The algo-
rithm contains an adaptive control loop, but it is required
to maintain state information where each TCP connection
has been mapped.
Other research ([12], [20]) has concentrated on explor-
ing the possibilities of parallel implementations of the
TCP/IP packet processing within routers. In these stud-
ies, functional decomposition of individual packet pro-
cessing tasks has been determined and various possible
forms of parallelism have been categorized: spatial par-
allelism, pipelining or concurrent operation.
According to this classification, the specific kind of par-
allelism employed in the load-sharing algorithm presented
here would best be characterized as spatial parallelism,
i.e., packets are scheduled to multiple processors, which
are all capable of carrying out the same tasks (although
they do not necessarily possess homogeneous processing
capacity). A mapping is established between flows and
processors. It is based on the CARP HRW [17] mapping,
extended by an adaptive control loop. As in the Network
Dispatcher concept [10], flows are mapped to processors,
yet no state information on particular flows is stored. Op-
timization and adaptation of this mapping is the subject of
this work.
The mapping adaptation procedure aims to prevent in-
dividual processor overload. The design is complicated by
the need to minimize the probability of packet reordering
within one flow. Due to the nature of networking transport
protocols, it is often illegal, or at least extremely unde-
sirable, to allow packet reordering within a packet flow
[13]. Although the widely used TCP protocol attempts
to tackle this problem by correct reordering at the desti-
nation, reordering slows down data delivery, increases re-
ceiver buffer size and still may not prevent some undesir-
able retransmissions and subsequent network congestion.
If packets from the same flow are to be processed by
different processors, packet reordering can easily occur.
Therefore, packets belonging to a particular flow should
be processed by the same processor. As it is not possible
to monitor the full traffic characteristics in a router, includ-
ing per-flow state, nor to solve the NP-complete mapping
problem at run-time due to performance limits of the cur-
rent devices, a fully optimal mapping is not achievable.
However, we show that the heuristic presented here, which
uses aggregate traffic monitoring as feedback, stays within
small bounds from the optimal solution.
C. Outline
The paper is organized as follows: in Section II, we
describe the environment and the related assumptions. In
Section III, we present the scheme for load sharing among
network processors and in Section IV we lay the theo-
retical basis for the dynamic adaptation of the scheme
by proving the minimal disruption property of our adjust-
ments and then describe the adaptation in detail. In Section
V, we present results of our simulations and discuss the
optimality issues. Section VI deals with aspects of prac-
tical implementation of the load sharing scheme within a
router. Finally, in Section VII, we present some conclud-
ing remarks.
II. NOTATION AND ASSUMPTIONS
We consider a router model where different processors
are dedicated to the data plane and to the control plane.
We use the term Network PRocessor (NPR) to denote the
device performing the packet processing tasks (such as ad-
dress lookup, classification, filtering, etc.), that means, the
processor dedicated to the data path within a router. In
contrast, we denote as Control Point (CP) a processor that
performs the router control functions such as shortest path
computation, topology information dissemination or traf-
fic engineering. Our work concentrates on issues primarily
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related to the data path within a router.
The router consists of   input-output line cards, 
NPRs and at least one CP. With respect to NPRs we con-
sider a heterogeneous router model, where each proces-
sor may have different processing power. Thus, by  we
denote the processing power of NPR  , that is, the maxi-
mum number of packet processing units an NPR  is able
to carry out per time unit  . We denote  the total system
processing power, that is, 
	 .
By  we denote the actual packet processing load
of NPR  , that is, the amount of packet processing units
carried out at NPR  during the interval ﬀﬁ .
By ﬂ we denote the total processing load of the sys-
tem within the time interval, that is, ﬂﬃ	  .
By !" we define the utilization of each NPR, that is,
!"#	$%ﬁ&' , and by !( the total system utilization,
!(#	)ﬂﬁ&' .
By *,+ﬁ we denote the amount of packets that arrived
at line card - in time interval .ﬀﬁ . The maximum
transport capacity of each link is /* , thus, 01-#/*
23*4+ﬁ .
We define the packet information vector 56 	

6


687
:9:9:9'
68;=<
 as the set of >%? packet fields that are
examined, processed or altered within a router and that
carry the information based on which the subsequent next-
hop of the packet and the treatment applied to the packet
within a router are determined (i.e., for example, the des-
tination address, the source port, TTL, URL, label, etc.).
We denote as @ the packet information vector space, i.e.
the vector space consisting of all possible values of packet
information vector 56$A @ .
A packet containing an information vector 56 consumes
B
(5
6
 processing units at an NPR. We define as arrival vec-
tor 5C D	E C8F
?HG
=:9:9:9'
C8F
?I JKI
ﬁ a vector of size L @ML ,
where the element CNF
?
 denotes the number of pack-
ets containing the information vector 56 that arrived at a
router during a time interval (
ﬀﬁ . Thus O ﬂ*,+P	

F
?
C
F
?
 and ﬂ#	) F
?
C
F
?

B
(5
6
 .
We denote as flow identifier vector 5Q 	R Q   QS7 :9:9:9' QS;=T 
a set of predefined packet fields that do not change within
a particular flow. Each Q + represents a piece of data within
the packet and the integer >U , >SUV2W , represents the num-
ber of fields contained in vector 5Q . Typically, but not nec-
essarily, 5Q is composed of some fields contained within
the packet header. For our purposes, any predefined set
of fields (or just one of them) that remain constant within
a flow can serve as the identifier vector. In this work we
assume that 5QYX 56 . By Z we denote the vector space cor-
responding to all the possible values of the identifier vector
5
Q (once the format of the identifier vector is established).
A typical example of an identifier vector would be the
traditional flow ID, consisting of a 5-tuple of protocol
number (prot), source and destination ports (SP, DP) and
source and destination addresses (SA, DA), that is, in such
a case, >%U[	]\ and 5Q 	 (prot, SP, SA, DP, DA). Alterna-
tively, one could use the destination address as a unique
parameter, thus 5Q 	^ Q  _	 (DA). In the first case, Z
would represent a set of all possible flow IDs, whereas in
the second case, Z would be equal to the protocol address
space.
Let us define as identifier persistence vector 5ﬃ`	

F
UﬀG
=:9:9:9'=
F
UaI b1I
ﬁ , 
F
U

A`c'd
eWgf a vector that moni-
tors the persistence of certain flow (determined by an iden-
tifier vector) within a time interval .3hSﬀﬁ . We con-
sider a flow persistent if in each of the two consecutive
time intervals #ihSﬀﬁ#i and #3ﬀﬁ a packet
belonging to the flow arrives.
We assume that only persistent flows are vulnerable to
reordering, if packets of these flows are processed by dif-
ferent processors. If no packet of a flow arrives during
the time interval P3ﬀﬁ , we assume that processing a
subsequent packet from the flow at any processor does not
lead to reordering.
In our scenario, we assume that any processor  A
c
W":9:9:9gﬁjf is able to process any packet.
III. LOAD SHARING FOR NETWORK PROCESSORS
A. Requirements
With the above router model in place, our objectives
presented in Section I-A can be reformulated as follows:
given a router containing a set of  network proces-
sors of processing powers ( and given a maximum line
card speed /* , maximize the number of interfaces   that
such a router can support with a performance constraint
k
 packet drop .lmon , where mon is a given constant.
Definition 1 provides a useful reference point for
achieving the objective.
Def. 1: Let us define as acceptable load sharing a
scheme distributing the interfaces’ load among the net-
work processors with the following properties:
p if ﬂVqr , then 0sSN,tqu , i.e., if the system is
not overloaded, then none of the individual processors is
overloaded,
p if ﬂVvr , then 0sSN,tvu , i.e., if the system is
overloaded, then all of the individual processors are over-
loaded.
Generally, k  packet drop j	E
ﬀw

k
xyvz' .
In the case of acceptable load sharing, a single proces-
sor is overloaded if and only if the entire system is over-
loaded, thus k|{  packet drop }	 k xﬂ~vM	
k



ﬀw

Kv


ﬀw

 . Clearly, k|{  packet drop Kq
k
 packet drop  and k|{  packet drop  is the minimal
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achievable packet drop probability.
In addition to performance guarantees, a load sharing
system among parallel NPRs should possess the following
properties:
Flow order preservation–packet reordering could occur
if packets belonging to the same flow were processed by
different NPRs. Thus, the assignment of packets to pro-
cessors should either be fully deterministic with respect
to flows, or should attempt to minimize the probability of
packets belonging to the same flow being treated by differ-
ent processors.
Absence of state information–keeping state information
on assignment of concurrent flows is extremely costly in
terms of memory and processing overhead. Therefore, it
is highly desirable that the assignment of flows to proces-
sors can be carried out without the state information being
stored.
Support for heterogeneous processors–the system must
be able to support heterogeneous architectures, that is,
where there are processors with various processing capac-
ities present or where preference should be given to some
processors as to the amount of requests processed.
Fault tolerance–the system must be able to adjust to a
processor failure quickly and gracefully, i.e. without great
disruption.
B. Packet-to-NPR Mapping
The basis of our load-sharing scheme is that the load
of each input (ingress traffic arriving at a line card) is
distributed for processing among the NPRs using a de-
terministic mapping   (see Figure 1). The mapping  
is computed over the identifier vector 5Q . The computa-
tion  Pﬀ5Q 	] determines the particular NPR  to which
the packet is mapped for processing. The function  Pﬀ5Q  ,
 |Z
c
W"=h,:9:9:9"ﬁjf , splits the vector space Z into
 exclusive subspaces Z  . Packets from a particular sub-
space are all mapped to the same processor.
Fig. 1. Load sharing scheme abstraction.
Upon arrival of a packet at an input, the packet is parsed
to extract the fields relevant for packet processing, i.e., the
identifier vector 5Q and the packet information vector 56 .
The packet is buffered, the mapping  Pﬀ5Q  is computed and
the packet information vector 56 is then sent for resolution
to NPR  ,  Pﬀ5Q #	3 .
At NPR  , the packet information vector 56 is processed
and the resolution information about the treatment to be
applied to the packet (next hop, outgoing switch port, QoS
applied) is returned to the requesting unit. Then, the packet
is switched to the correct outgoing port and the corre-
sponding packet alterations or manipulations, based on the
resolution results, are applied (this may mean, for exam-
ple, applying certain QoS, attaching an MPLS label or
splicing with another TCP connection).
The mapping   we propose for such a purpose is based
on the robust hash mapping scheme (alternatively called
highest random weight (HRW) mapping) presented in [21]
and extended in [17].
Def. 2: Packet-to-NPR (HRW) Mapping  : Let

ﬀ5
Q
o, be a pseudo-random function   Z
c
W"=h,:9:9:9gﬁjf	 
d
eW' , i.e., we assume  ﬀ5Q o, to be a
random variable in  d eW' with uniform distribution. Let
a packet arrive at an input - , carrying an identifier vector
5
Q[A
Z . The mapping  Pﬀ5Q  is then computed as follows:
 Pﬀ5
Q
 	  (1)





ﬀ5
Q
o, 	 
;
    

1;
ﬀ5
Q
=>4= (2)
where   Aﬁﬀﬃﬂ is a weight multiplier assigned to each
NPR.
The weights 5 	R   :9:9:9' 

 , as described in [17], are
in a 1-to-1 correspondence with the partitioning vector 5 	



:9:9:9e


 , which determines the fraction of request ob-
ject space (the identifier vector space Z , in our case) as-
signed for processing to each NPR, i.e.,  N	uL Z,L &sL ZYL .
The HRW mapping possesses the following properties,
which are particularly useful for the purpose of flow-to-
processor mapping [17], [21]:
Load balancing–the robust hash mapping provides load
balancing over the request object space, even for the het-
erogeneous case. That is extremely useful for the ability
to support processors of heterogeneous processing capaci-
ties because the mapping weights allow the fraction of load
mapped to a particular processor to be controlled.
Minimal disruption–it has been shown in [21] that in the
case of a processor failure, removal or addition, the num-
ber of request objects that are re-mapped to another des-
tination is minimal. This property is useful for providing
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Fig. 2. Load sharing with feedback.
fault tolerance (if a particular processor fails, only flows
mapped to that processor are affected).
However, we observe that the minimal disruption prop-
erty is not limited to these special cases. In Section IV we
show that by a similar line of proof as in [21], the mini-
mal disruption property holds as well for certain special
kinds of adjustments of the mapping weights. We exploit
that fact when carrying out the mapping adaptation in or-
der to minimize the amount of flow re-mappings caused by
the adaptation.
For the load-sharing purposes in general, there is no
need for the mapping   to be identical at all line cards.
In fact, a different mapping can be used at each line card,
for example, at line card - , a mapping  %+ﬁﬀ5Q  could be com-
puted using function  + of the form  +ﬀ5Q o, 	  ﬀ5Q ﬁ- _, .
However, our scheme does require that the weights vector
5
 be identical at each card.
IV. ADAPTATION THROUGH FEEDBACK
A. Problem Statement
Load sharing among multiple processors can become
very inefficient if attention is not paid to keeping the in-
dividual processor load under control. The goal of the
adaptation is to prevent undesirable effects, mainly, pro-
cessor overload and a consequent packet drop. It may not
be obvious how such effects can occur when, as claimed,
the HRW mapping provides load balancing. However, it is
important to note that it provides load balancing over the
request object space, i.e., in our case, the identifier vec-
tor space Z . In contrast, the loads due to the actual traffic
received at the router input ports may by no means be dis-
tributed uniformly over this request object space, but rather
will exhibit certain locality patterns. That means that in
spite of the load-balancing property, mapping   can po-
tentially lead to grossly imbalanced load distributions. For
such cases, the mapping must be adjusted to account for
the non-uniform load distribution in the received traffic.
The objective of the control loop is to prevent over-
utilization of a single processor when the system is under-
utilized or, vice-versa, to prevent under-utilization of a sin-
gle processor when the system is over-utilized. At the
same time, we aim to minimize the amount of packet-to-
NPR re-mappings. Thus, the objective can be formulated
as the following optimization problem:
Def. 3: NPR load-sharing optimization problem:


F
U


F
U




W
	 


F
U

ws

W
	 

F
U

ws

 (3)
with constraints:
if !( q$W  qi" 0sS (4)
if !( v$W  2i" 0sS (5)
where
%#	

F
U

W
	 

F
U

ws


F
?
F
U
C
F
?

B
(5
6
=9 (6)
B. Adaptation Algorithm
The adaptation scheme works in the following general
way (see Figure 2): periodically, the CP gathers informa-
tion about the utilization of the NPRs. If an adaptation
threshold is exceeded, the CP adjusts the weights of the
mapping   . The new multiplicative weights vector 5 is
then downloaded to the NPRs.
As the mapping   now changes with time, we define
 P #Z 
c
W"=h,:9:9:9"ﬁjf as the instance of   at time 
and 5  as the instance of weights’ vector 5 used to com-
pute  P .
In order to evaluate the status of individual processors,
we need a processor utilization indicator. For that purpose,
we introduce a smoothed, low-pass filtered processor uti-
lization measure !S of the form
!"%#	
W

!" 

 W

!" = (7)
where  is an integer constant. A similar filtered measure
for total system utilization is introduced as !(#	 

!( 




!(S  . The filtering is done to reduce the influence
of short-term load fluctuations and to obtain information
about the trend in processor utilization.
The adaptation algorithm consists of two parts (see Fig-
ure 3): the triggering policy, which specifies the conditions
to act, and the adaptation policy, which specifies how to
act. A trigger is periodically evaluated and, based on the
result, specific action is taken.
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Fig. 3. Adaptation algorithm.
B.1 Triggering Policy
We introduce a dynamic utilization threshold m {   de-
fined as
m
{
 
 	 ! 
W
h
 W  !ﬁ (8)
	
W
h
 W   !ﬁ=9 (9)
Thus the dynamic utilization threshold is positioned mid-
way between the current filtered total system utilization
!( and utilization of 1. The closer the total system uti-
lization approaches 1, the higher the likelihood of violat-
ing the acceptable load sharing bounds and therefore the
tighter the threshold follows the total system utilization.
During time intervals when the total system utilization
!( remains in the vicinity of 1, the value of the utilization
threshold may be too close to !( to provide a meaningful
threshold for adaptation. To prevent such cases, we intro-
duce a form of hysteresis into the threshold computation
by defining a fixed threshold in the close vicinity of 1.
Let mYv d be a fixed hysteresis bound, which prevents
adaptation from being carried out within the interval  W8
m eW _m . The m is typically set to a value close to 0, for
example 0.01, thus preventing adaptation when the load
stays within 1 percent of the total system utilization.
A dynamic triggering threshold m
 
 , which combines
the utilization threshold m {   with the hysteresis bound, is
thus set for determining the amount of over- (or under-)
utilization allowed at one processor:
Def. 4: Triggering Threshold  
	 : Let the dy-
namic utilization threshold m {   and the hysteresis bound
m be defined as above. Then the triggering threshold is
defined (according to whether the system in total is over-
or under-utilized) as follows:
m
 
P	 Y m
{
 
=  W  3mﬁ= !( q$W" (10)
m
 
#	  [ m
{
 
=  W  mﬁ= !(.v$W"9 (11)
The result of the comparison of the filtered utilization
to the threshold then acts as a trigger for the adaptation to
start. An appropriate trigger is again chosen according to
whether the system in total is over- or under-utilized:
!( q)W if  m
 
 l	

!"%ﬁ then adapt
!( v)W if  m
 
 v	 

!"%ﬁ then adapt 9
B.2 Adaptation policy
We propose a simple scheme for the periodic adaptation,
operating directly on the weights’ vector 5 . Propositions 1
and 2 provide the theoretical basis:
Proposition 1: Let  A ﬀ ﬂ , 	 W . Let V
be two nonempty, mutually exclusive subsets of  	
c
W":9:9:9gﬁjf ,  	 . Let   ,  
{ be two HRW map-
pings using identical pseudo-random function  ﬀ5Q o, , but
differing in the weight vectors 5 	    :9:9:9' 

 and
5

{
	R

{

:9:9:9'

{

 as follows:

{

	 

S 
A
V (12)

{

	

" 
A
[9 (13)
Let   and  {

, denote the fraction of request object space
mapped to node  using the HRW mapping with weights 5
and 5 { , respectively. Then, if yl$W ,

{

q

"[
A
 (14)

{

2

"[
A
[9 (15)
and, conversely, if  v$W ,

{

2

"[
A
 (16)

{

q

"[
A
[9 (17)
Proof: We first prove the inequality (14) by contradic-
tion. Assume that S
 A  such that  {
ﬁﬀ
v

ﬁﬀ . It means
that there exists at least one identifier vector 5Q  , for which
 
{
ﬀ5
Q
e#	3ﬂ , yet  Pﬀ5Q eﬃ	3ﬂ .
From  
{
ﬀ5
Q
' 	 ﬂ we have  {


ﬀ5
Q
"oﬂ' 	

; 
{
;

ﬀ5
Q
S=>4 . But then:

ﬁﬀ

ﬀ5
Q
"oﬂg 	
W


{
ﬁﬀ

ﬀ5
Q
Soﬂ'
2
W


{
;

ﬀ5
Q
S=>4
	
1; 
ﬀ5
Q
S=>4= 0H>
A
 

ﬁﬀ

ﬀ5
Q
"oﬂg 	
W


{
ﬁﬀ

ﬀ5
Q
Soﬂ'
2
W


{
;

ﬀ5
Q
S=>4
	
W

1; 
ﬀ5
Q
S=>4
2
1; 
ﬀ5
Q
S=>4= 0H>
A
[9
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Therefore,  ﬁﬀ  ﬀ5Q "oﬂgj	  ;	1;  ﬀ5Q S=>4 and thus
 Pﬀ5
Q
e#	3ﬂ , which is a contradiction to our assumption.
Inequality (15) can be proved in a symmetrical way, as
well as the case of  v$W .  
Equality in inequalities (14)-(17) is an extreme case,
which can only take place if  is so close to 1 that the
weights 5 change so little that the change does not affect
any single identifier vector.
Note that given the complex relationship among vectors
5
 and 5 (see [17]), it is hard to say more in general about
the effects of direct adjustments of 5 .
Proposition 2 (Minimal disruption) Let  A ﬀ ﬂ . Let
V be two nonempty, mutually exclusive subsets of
	
c
W":9:9:9gﬁjf ,  	    . Let   ,  
{ be two HRW
mappings using identical pseudo-random function  ﬀ5Q o, ,
but differing in the weight vectors 5 	    :9:9:9' 

 and
5

{
	R

{

:9:9:9'

{

 as follows:

{

	 

S 
A
V (18)

{

	

S 
A
[9 (19)
Let   and  {

denote the fraction of request object space
mapped to node  using the HRW mapping with weights 5
and 5 { , respectively. Then, the fraction of request object
space mapped to two different nodes by the two mappings
is equal to

7


L

s

{

L , or, in other words, the amount of
request objects mapped by the two mappings to different
destinations is minimal.
Proof: The case of r	 W is trivial. Let ]l W . We
prove that for each node  , exactly L  V  {

L:L ZYL objects
have changed the mapping. The proof is divided into two
parts:
1.  A  : from Proposition 1 we know that  {

q

 . Let
us show that all objects mapped to  by   { are also mapped
to  by   by contradiction: assume that there exists at
least one identifier vector 5Q  , for which   { ﬀ5Q '[	~ , yet
 Pﬀ5
Q
e 	  . But, if   { ﬀ5Q ' 	  , it means that  {


ﬀ5
Q
So, 	

; 
{
;

ﬀ5
Q
"=>4 and therefore



ﬀ5
Q
"o,	
W


{


ﬀ5
Q
So, (20)
2
W


{
;

ﬀ5
Q
S=>4 (21)
2
1; 
ﬀ5
Q
S=>4= 0H>
A
$9 (22)
Thus,    ﬀ5Q "o,`	  ; 1;  ﬀ5Q S=>4 and  Pﬀ5Q e_	z ,
which is a contradiction to our assumption. As all objects
mapped to  by   { are also mapped to  by   , the amount of
request objects in which the two mappings differ at node 
is equal to the fraction L     {

L of request object space.
2.  A  : from Proposition 1 we know that  {

2

 . Let
us show that all objects mapped to  by   are also mapped
to  by   { by contradiction: assume that there exists at
least one identifier vector 5Q  , for which  Pﬀ5Q eD	  , yet
 
{
ﬀ5
Q
e 	  . But, if  Pﬀ5Q '.	 , it means that    ﬀ5Q "o, 	

; 1;
ﬀ5
Q
"=>4 and therefore

{


ﬀ5
Q
"o,	 



ﬀ5
Q
"o, (23)
2 
1; 
ﬀ5
Q
S=>4 (24)
2

{
;

ﬀ5
Q
"=>4= 0H>
A
$9 (25)
Thus  {


ﬀ5
Q
"o,y	 
; 
{
;

ﬀ5
Q
"=>4 and   { ﬀ5Q '`	z ,
which is a contradiction to our assumption. As all objects
mapped to  by   are also mapped to  by   { , the amount of
request objects in which the two mappings differ at node 
is equal to the fraction L     {

L of request object space.
Thus, the two mappings differ by L  K  {

L:L ZYL vectors
at each node, which leads to a fraction of 7 

L

 

{

L
difference in total.
The proof for  v$W is symmetrical.  
It is important to note that the minimal disruption prop-
erty would not generally hold for the adaptation if the
weights’ adjustment were not carried out by a single con-
stant multiplier, as then the inequalities (21) and (24)
would not necessarily hold for all > A  . As the minimal
disruption property is crucial for minimizing the amount of
re-mappings, Propositions 1 and 2 serve as a background
for designing the adaptation of vector 5 to be carried out
by a single, constant multiplier:
Def. 5: Weights-Vector  Adaptation: Let !( q$W .
Assuming that the trigger condition  m
 
8l % !"%ﬁ
is satisfied, let

#	

m
 

 
c
!" L !" vm
 
f


9 (26)
Then

%  	



  = !"% vm
 
= (27)

%  	

%  = !"% qm
 
=9 (28)
Conversely, the adaptation for the case of !(8vRW is per-
formed in a symmetrical manner.
Thus, in the case that the system is under-utilized, the
presented adaptation lowers the weights for the exceed-
ingly (with respect to a threshold) over-utilized proces-
sors, whereas weights for others remain unchanged. Con-
versely, if the system in total is over-utilized, the adapta-
tion raises the weights for the exceedingly (with respect
to a threshold) under-utilized processors. The lowering or
raising of weights is carried out proportionally, either to
the minimal utilization !% which exceeds the threshold
m
 
 , or to the maximal utilization !%% which remains
below the threshold m
 
 .
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The factor W'&' in the exponent of   represents the
effects of the number of processors present–less aggressive
adjustment is needed in the case of more processors.
V. NUMERICAL RESULTS
A. Trace Driven Simulations
We have used the MATLAB v.5 environment on an IBM
RS 6000 machine to simulate a model of a router with mul-
tiple NPRs and line cards.
For router input, we have used pre-generated traffic
traces. Each trace corresponds to network traffic received
at one line card. The parameters for generating the traces
were approximated from OC-3 traces statistics gathered in
[1], [15] and [22] and approximated to OC-192 speed by
shortening the time intervals proportionally, i.e., 1 second
of the monitored OC-3 traffic corresponds to 15 ms in our
OC-192-like traces.
The following parameters characterize the traces:
p Number of flows existent in a time interval–a discrete
time homogeneous Markov chain, attaining values in the
interval of [8000, 240000] with uniform transition prob-
ability to states within a neighboring interval, the step of
change limited within [  5500, 5500] flows of difference
at each iteration every 15 ms.
p Number of packets arrived per time interval–a discrete
time homogeneous Markov chain, attaining values in the
interval of [3000, 22000] with uniform transition proba-
bility to states within a neighboring interval, the step of
change limited within [  4000, 4000] packets of difference
at each iteration every 15 ms. The direction of change (in-
crease or decrease) in the number of packets is correlated
with the direction of change in the number of flows (num-
ber of packets grows when number of packets grows and
vice versa), as shown in [22] to hold.
p Flow length–the amount of packets in a flow. Based on
[22] and on the analysis of [1], we have used exponential
distribution with mean 4 to generate the individual flow
lengths.
p Identifier vector values–for the distribution of identifier
vector values, we have approximated a typical distribu-
tion of IP source and destination addresses in networking
traffic, as described in [15]. The prevalence of class C
addresses, which occupy a relatively small portion of the
address space (12.5%) and yet account for approximately
65% of the packets in network traffic, led us to consider
a normal distribution of identifier vectors within a 32-bit
integer space, with parameters fitted to those measured in
[15]. Thus, the identifier vectors of flows are generated
with a truncated normal distribution    d eW' out of the 32-
bit integer space.
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Fig. 5. Number of packets dropped,  =26,  =16.
In our simulations we have simplified the problem by
having each packet require an identical, constant amount
of processing at the NPR. The unit of load at each NPR
is equal to 1 packet. We assume a homogeneous router
model, where all the NPRs have equal processing capacity,
corresponding to a full load of a single router interface,
which amounts to  = 1466 packets per ms.
The low-pass filter constant  is set to 
	 and the
hysteresis bound  to 	  . Evaluations of the adap-
tation trigger are carried out at a time interval ﬀ	ﬁ ms.
The number of links ﬂ and processors ﬃ in the simulations
have been chosen such that the total system utilization re-
mains close to 1, where it makes sense to investigate the
performance with respect to the acceptable load-sharing
bounds.
B. Load Sharing
Figures 4 and 5 show the effects of load sharing in gen-
eral. A load of ﬂ	! #" links is processed by a router
equipped with ﬃ$	%&" processors. If no load sharing is
deployed, the entire load of each link is assigned to a par-
ticular processor. This is compared to a case where load
sharing is deployed using a static, non-adapted mapping
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 
and to load sharing with dynamically adapted mapping
 
 .
Figure 4 depicts the maximum and minimum processor
utilization using each of the schemes, as well as the to-
tal system utilization 

 , which is the same in all three
cases. Clearly, individual processor utilization remains
within close vicinity of the total system utilization when
load sharing is deployed.
Figure 5 shows the amount of packets dropped under
the three scenarios (assuming that as many packets have
to be dropped, as exceed the processor capacity). Again,
the load-sharing cases closely follow the total load curve,
which represents the global minimum.
The traces used consisted of such identifier vectors that
led to relatively balanced distribution of traffic to proces-
sors in the static case and therefore the small difference
between the static and dynamically adapted load sharing.
C. Adaptation
Figures 6 and 7 show the benefit of dynamic adjustment.
In this simulation, special traces with identifier vector pat-
terns that result in bias towards one processor have been
used. The identifier vectors in these traces have been gen-
erated such that all the traffic is mapped to one processor
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Fig. 8. Number of flows, persistent and remapped,  =10,  =6.
by the static mapping, thus being the worst case for the
static mapping. The router load alternates between the bi-
ased and non-biased (same as in Section V-B) traces using
weights among the two sets of traces.
In this experiment, a load of ﬂ
	   links is processed
by a router equipped with ﬃ	 " processors.
Again, Figure 6 depicts the maximum and minimum
processor utilization using each of the schemes, as well
as the total system utilization 

 . We observe that pro-
cessor utilization stays within close vicinity of total sys-
tem utilization in the case of the dynamically adapted load
sharing, whereas it oscillates according to which traces are
input to the system in the case of the static system.
Figure 7 shows the amount of packets dropped under
the three scenarios (assuming that as many packets have to
be dropped, as exceed the processor capacity). Again, the
adaptive case closely follows the total load curve, which
represents a global minimum, whereas the static load shar-
ing exhibits a large number of packets dropped in response
to the overload of the single processor (the target of the
“worst-case” traces).
D. Optimality
Figure 8 and Table I show the number of persistent flows
and the number of flows that are re-mapped in the itera-
tions of the adaptation. The results are obtained from the
same simulation as in Section V-C. As the adjustment of
the mapping possesses the minimum disruption property,
only a small fraction of the request object space, and, con-
sequently, of the persistent flow identifier vectors, is re-
mapped.
The minimal amount of flow-to-processor re-mappings
needed to keep the system within the bounds of acceptable
load sharing can indeed be determined ex-post by solving
the linear optimization problem in Def. 3 using the knowl-
edge of flow identifier vectors  that have arrived during
the intermediate time interval

	 
  . We consider the
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TABLE I
NUMBER OF FLOWS, ALL, PERSISTENT AND REMAPPED
All Persistent Remapped
Simulation total
# of flows 7’022’982 25’896 74
% of all 100.00 0.37 0.0011
% of persistent - 100.00 0.29
Per iteration
Max, # of flows 10’062 73 32
Max, % of all 100.00 0.82 0.40
Max, % of pers. - 100.00 55.17
mapping  P within the time interval K$ﬀﬁ to be
unknown. In Def. 3 of the optimization problem, the map-
ping  P is represented by the term W 	 
 F
U

ws

, which
we denote as an unknown   F
U


. As W 	 
 F
U

ws

A c'd
eWgf ,
the optimization is an integer linear programming prob-
lem, which is known to be NP-complete. However, we can
attempt to relax the problem by bounding our unknown
 
F
U


A d
eW . The solution of such optimization can be in-
terpreted rather as a probability of 5Q being mapped to node
 by  P .
In all the iterations of the presented simulation, the re-
laxed linear optimization problem yielded a solution that
would require 0 flow re-mappings, showing that there is
potentially room for improvement in the heuristics. How-
ever, the actual amount of re-mappings carried out by the
adaptation remains close to the optimal, zero re-mapping,
solution.
VI. IMPLEMENTATION ISSUES
A. Router Architecture
An implementation of a router combining the dis-
tributed router architecture with the load-sharing scenario
is depicted in Figure 9.
Another potentially fruitful implementation is shown in
Figure 10. It is a load-sharing extension of the concepts of
Fig. 9. Load sharing within a distributed multiprotocol router.
Fig. 10. Multiprotocol router, consisting of an input- and out-
put switch/shared memory and multiple network proces-
sors, sharing the load of  line cards.
the highly successful products of Juniper Networks [18],
where the header and the payload-processing paths are
separated by two switches, input and output. The con-
trol information in the packet header is processed in a re-
mote NPR, while the payload is temporarily stored in a dis-
tributed shared memory coupled to the input switch. Shar-
ing the load among the NPRs would again bring significant
utilization benefits.
B. Packet-to-NPR Mapping
The major implementation issue related to load sharing
is how to provide a fast computable pseudo-random func-
tion  for computing the mapping   , with the properties
required in the mapping definition (Def. 2).
A good candidate seems to be the hash function based
on the Fibonacci golden ratio multiplier 


	  \
W'ﬁ&"h , presented in [11]. The Fibonacci hash function leads
to the “most random” scrambling of sequences [11]. It is
defined as follows:
	

G


#	R



 mod W"9 (29)
Such a function can be fit into the mapping scheme as fol-
lows:

ﬀ5
Q
o,#	
	

G
ﬀ5
Q XOR
	

G
 ,ﬁ=9 (30)
As the values
	


G
 , could be precomputed, the actual
computation per vector 5Q would only require S basic op-
erations and  comparisons (to find the maximum).
We have used Fibonacci hashing to compute  in our
experiments.
C. Load Indicator
Another open implementation issue is how to actually
measure the load of the processors or the amount of pro-
cessing units spent per time interval. A good measure can
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be the number of memory accesses or of processing cy-
cles an NPR has performed during the time interval  . A
counter value is then periodically accessed by the CP.
VII. CONCLUSIONS AND FUTURE WORK
We have proposed a scheme for sharing the packet pro-
cessing tasks over multiple network processors within a
router. The scheme is based on an adaptive determinis-
tic mapping of flows to processors. The proposed load-
sharing scheme requires no flow state information to be
stored within a router. The mapping itself is derived from
the robust hash routing presented in [17] and [21]. We
have extended the mapping with an adaptation discipline
aimed at keeping the processor load below a dynamically
derived threshold. The threshold reflects the total system
utilization.
The adaptation is performed by adjusting the weights
of the packet-to-processor mapping, thus reducing or in-
creasing the amount of flows a processor must handle.
Thanks to the proved minimum disruption property of our
adjustments of the mapping, the adaptation requires only a
very small amount of flows to be re-mapped. The amount
is very close to the minimal amount possible, as shown
by comparison with a solution of the corresponding re-
laxed linear optimization problem. Thus the probability
of packet reordering within a flow is kept low.
Such a scheme is particularly useful in routers with
many input ports, with packets requiring large amounts of
processing. With the proposed scheme, a kind of statistical
multiplexing of the incoming traffic over the multiple net-
work processors is achieved, thus in effect transforming a
router into a parallel computer.
The improvements in processor utilization decrease the
total router cost and power consumption as well as im-
prove fault tolerance.
As for future improvements, further study is planned to
gain insight into how various traffic patterns influence the
performance of the load-sharing scheme. Another topic
open for research is the influence of an NPR load sharing
on QoS guarantees provided by a router. These topics are
currently under investigation.
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